

CONTENT	SHEET
Cover Sheet, Block Diagram	1-2
Intel LGA775 CPU	3-5
NVIDIA MCP73	6-8
DDR2 DIMM 1 , 2	9
DDR2 Terminations	10
NVIDIA MCP73	11-16
D-Sub	17
PCI-Express Slot	18
PCI Slot 1 & 2	19
LPC-Super I/O F71882FG	20
ATX/Front Panel/FAN	21
KB/COM1/LPT	22
USB Connectors	23
LAN-RTL8211BL	24
Azalia Codec - 888	25
ACPI Controller	26
VTT Regulator	27
VRD11-ISL6312 3Phase	28
EMI	29
Manual Parts	30
GPIO & Jumper Setting	31
POWER MAP	32
POWER OK & RESET MAP	33
History	34

# MS-7393

Version: 1.1

**CPU:** Intel Pentium 4 Cedar Mill / Prescott , Pentium D Smithfield / Presler and Conroe / Kentsfield family processors in LGA775 Package.

## System Chipset:

**NVIDIA MCP73**

## On Board Device:

**BIOS -- SPI Flash 4M**  
**Azalia Codec -- ALC888**  
**LPC Super I/O -- FINTEK F71882FG**  
**LAN -- Realtek RTL8211BL-GR**  
**CLOCK Gen -- Integrated in MCP73**

## Main Memory:

**Dual-channel DDR-II \* 2 (Max 4GB)**

## Expansion Slots:


**PCI EXPRESS X16 SLOT \*1**  
**PCI EXPRESS X1 SLOT \* 1**  
**PCI SLOT \* 2**

## Intersil PWM:

**Controller: Intersil ISL6312 (3 Phases)**


**PCB = 245mm X 220mm 4L**

# Block Diagram



## Board Stack-up


(1080 Prepreg Considerations)



Single End 50ohm Top/Bottom : 4mils  
 USB2.0 - 90ohm : 15/4.5/7.5/4.5/15  
 SATA - 95ohm : 15/4/8/4/15  
 LAN - 100ohm : 15/4/8/4/15  
 PCIE - 95ohm : 15/4/8/4/15  
 IEEE1394 - 110ohm : 15/4/9/4/15  
 IDE : 15/4/8/4/15


## Board Stack-up

(2116 Prepreg Considerations)




Single End 60ohm Top/Bottom : 5mils  
 IEEE1394 - 110ohm Top : 5/7/5  
 PCIE, LAN, SATA - 100ohm Top : 5/6/5  
 USB2.0 - 90ohm Top : 7.5/7.5/7.5

### CPU SIGNAL BLOCK







	05B (130W)	05A (95W)	2006 65W FSB
MSID1	pull-down	pull-down	NC
MSID0	pull-down	NC	NC




**CPU DECOUPLING CAPACITORS**



Place these caps within socket cavity



MICRO-STAR INT'L CO.,LTD		
MS-7393-1.1-080118K1		
Size Custom	Document Description LGA775 - GND	Rev 0A
Date: Friday, January 18, 2008		Sheet 5 of 34



BSEL[2..0]	FSB CLK (MHz)
000	266MHz
001	133MHz
010	200MHz
100	333MHz
TBD	Reserved




DATA 0

DIMM 1 ADDR 0A / CNTL 0A

DIMM 2 ADDR 0B / CNTL 0B

## DIMM 0A




MICRO-STAR INT'L CO.,LTD

MS-7393-1.1-080118K1


Size	Document Description	Rev
Custom	MCP73-MEM	0A
Date:	Friday, January 18, 2008	Sheet 8 of 34




**DIMM1 / 0A**



**ADDRESS: 000  
0xA0**



**ADDRESS: 001  
0xA2**





**MICRO-STAR INT'L CO.,LTD**





**MS-7393-1.1--080118K1**

Size Custom	Document Description <b>DDR II - DIMM 1 &amp; 2 Sockets</b>	Rev 0A
Date: Friday, January 18, 2008		Sheet 9 of 34

CHANNEL A VTT\_DDR DECOUPLING CAPS




CHANNEL A ---- 0A , 0B




C76,C72,C565  
103P  
EMI Ver1.1



公板上0.1u X5, 1uX3, 10uX3  
两根再X2




MICRO-STAR INT'L CO.,LTD			
MS-7393-1.1--080118K1			
Size	Document Description	Rev	
Custom	DDR II VTT Termination & Decoupling	0A	
Date: Friday, January 18, 2008		Sheet	10 of 34



MICRO-STAR INT'L CO.,LTD

MS-7393-1.1-080118K1








Size	Document Description	Rev
Custom	MCP73-PCI/LPC	0A
Date: Friday, January 18, 2008	Sheet 11 of 34	



MICRO-STAR INT'L CO.,LTD

MS-7393-1.1-080118K1


Size	Document Description	Rev
Custom	MCP73-SATA/IDE	0A
Date: Friday, January 18, 2008	Sheet 12 of 34	



<b>SPKR</b>	0 = User Mode Boot Init table 1 = Safe Mode Boot Init table	Selects between a USER and initialization parameters. 10 k to GND : USER mode boot 10 k to +3.3V: SAFE mode boot
<b>HDA_SYNC</b>	0 = 14.31818 MHz 1 = 24 MHz	Selects the SIO clock to be either 14.31818 MHz or 24 MHz 10 k to GND: 14.31818 MHz 10 k to +3.3V: 24 MHz
<b>HDA_RESET#</b>	0 = MII 1 = RGMII	Selects between the MII and RGMII interface for MCF67 MAC 10 k to GND: MII 10 k to +3.3V_DUAL: RGMII
<b>HDA_SDATA_OUT (MSB) LPC_FRAME# (LSB)</b>	00 = LPC BIOS 01 = PCI BIOS 10 = SPI BIOS 11 = Reserved (SPI BIOS)	Select which bus the BIOS will be executed from 8.2 k to GND or 8.2 k to +3.3V
<b>SPI_DO / GPIO_9 (MSB) SPI_CLK / GPIO_11 (LSB)</b>	00 = 31 MHz 01 = 42 MHz 10 = 25 MHz 11 = 1 MHz	Selects the clock frequency for the SPI EEPROM 8.2 k to GND or 8.2 k to +3.3V_DUAL



Size Custom	Document Description <b>MCP73-AUDIO/USB/GPIO</b>	Rev 0A
Date: Friday, January 18, 2008		Sheet 13 of 34




Whether glitch with VRM\_GD?

28 VRM\_GD >> VRM\_GD R247 X\_0R0402 VCORE\_VLD >> VCORE\_VLD 24

### Vcore power-on sequence control circuit


DUAL\_CTRL R288 10KR0402




MICRO-STAR INT'L CO.,LTD

MS-7393-1.1-080118K1

Size	Document Description	Rev
Custom	MCP73-SPI/SMB	0A
Date: Friday, January 18, 2008	Sheet 14 of 34	





MICRO-STAR INT'L CO.,LTD


MS-7393-1.1-080118K1

Size	Document Description	Rev
Custom	MCP73-GND	0A
Date: Friday, January 18, 2008		
Sheet 16 of 34		







# PCI-Express X16 Primary Slot X16/X8




## PCI-Express x1 SLOT 1




MICRO-STAR INT'L CO.,LTD		
MS-7393-1.1-080118K1		
Size	Document Description	Rev
Custom	PCI-E X16/X1 Slot	0A
Date:	Friday, January 18, 2008	Sheet 18 of 34

# PCI SLOT 1 (PCI VER: 2.2 COMPLY)





**IDSEL = AD22**  
**MASTER = PC11REQ\***  
**PCI1GNT\***

# PCI SLOT 2 (PCI VER: 2.2 COMPLY)



**IDSEL = AD23**  
**MASTER = PCI2REQ\***  
**PCI2GNT\***

# PCI PULL-UP / DOWN RESISTORS




**MICRO-STAR INT'L CO.,LTD**

**MS-7393-1.1-080118K1**

Size	Document Description	Rev
Custom	PCI Slot 1 & 2	0A
Date: Friday, January 18, 2008	Sheet 19 of 34	


Super I/O

LPC SUPER I/O F71882



SPI 4M FLASH ROM


M31-25L4002-M24  
M31-25X4003-W03



SPI DEBUG PORT

Part Number : N31-2051451-H06  
Place close to SPI ROM


Strapping



	Don't STUFF	STUFF
RTSB#	PWM FAN	LINEAR FAN
RTSA#	PIN49-54=VID_OUT	PIN49-54=GPIO
	PIN42-47=VIDIN	PIN42-47=VIDIN/OUT
SOUTA	4E	2E
DTRB#, SOUTB	SPI_DISABLE	SPI_ENABLE
DTRA#	FAN START DUTY 60%	FAN START DUTY 100%


VOLTAGE SENSING(H/W Monitor).

The best voltage input level is about 1V.




Temperature Sensing


DIODE SENSING CIRCUIT



CASE OPEN CIRCUIT




CPU VID reset





MICRO-STAR INT'L CO.,LTD		
MS-7393.1.1-080118K1		
Size	Document Description	Rev
Custom	LPC-Super I/O F71882FG	0A
Date:	Friday, January 18, 2008	Sheet 20 of 34

## Intel Front Panel



## ATX Connector



[illegible]

**MICRO-STAR INT'L CO.,LTD**


MS-7393-1.1--080118K1

Size Custom	Document Description <b>ATX/Front Panel/FAN</b>	Rev 0A
Date: Friday, January 18, 2008		Sheet 21 of 34


## PS2 KEYBOARD & MOUSE CONNECTOR




## SERIAL PORT 1




### POWER CIRCUIT FOR USB PORT 0,1,2,3




### POWER CIRCUIT FOR USB PORT 4,5





### POWER CIRCUIT FOR USB PORT 6,7





### POWER CIRCUIT FOR USB PORT 8,9





### REAR PANEL USB CONNECTOR FOR USB PORT 0,1




### FRONT PANEL USB CONNECTOR FOR USB PORT 4,5




### FRONT PANEL USB CONNECTOR FOR USB PORT 6,7




### FRONT PANEL USB CONNECTOR FOR USB PORT 8,9








### REAR PANEL USB CONNECTOR FOR USB PORT 2,3















## DDR II 1.8V POWER




**VTT\_DDR**

To CPU Copper trace width > 200mils



## The power OFF-ON solution



**MICRO-STAR INT'L CO.,LTD**





MS-7393-1.1-080118K1

Size Custom	Document Description <b>VTT Regulator</b>	Rev 0A
Date: Friday, January 18, 2008		Sheet 27 of 34


# Voltage Regular Module

N-P0903BDG\_T0252  
P75N02LDG/T0252  
C100U2SP  
CD560U40S-2  
1800UF/6.3V  
0.25uH/40A  
CH-1.1U25A-LF  
CD1000U16EL20-2


mosfet/n-channel, P0903BDG, SMT/TO252, Rds(on)=9.5mΩ(10V/25A), Vgs(on)=1~3V, Id=50A, Ciss=1800pF, Qg=50nC, Vds=25V, Vgs=±20V, RoHS compliance  
mosfet/n-channel, P75N02LDG, SMT/TO252, Rds(on)=7mΩ(@10V, 30A), Vgs(on)=1~3V, Id=75A, Ciss=5000pF, Qg=140nC, Vds=25V, Vgs=±20V, RoHS compliance  
ESR<13mΩ, Ripple cur.<2.7A, LC<12uA, 105C  
CAP, OS-CON, 560u/4V, Dip-2/8\*9/3.5mm, ESR<7mohm, Ripplecur.=6100mA, Lc. <500uA, SPEC series, RoHS compliance  
ESR<12mΩ, Ripplecur<2350mA, 105C, longlife change from 2000hrs to 3000hrs, KZJ series  
, IND CHOKE, 0.25uH, 20%, DIP/8.5mm, 40A, 0.6mOhm, , PEW, FERRITE, SQUARE, RoHS COMPLIANCE  
IND CHOKE, 1.1uH, 20%, DIP/9mm, 25A, 1.4mOhm, 5.5T, 0.9mmx3, PEW, IRON, , LEAD FREE  
CAP, EL, 1000u, 16V, Dip-8x20/3.5mm, 20%, 12mOhm, 2350mA, 105C, 3000hrs, RoHS COMPLIANCE

















## OS-CON Capacitors




## SP Capacitors




# EMI




Title			EMI
Size	Document Number	Rev	
B	MS-7393-1.1--080118K1	0A	
Date:	Friday, January 18, 2008	Sheet	29 of 34




### Simulation



### Optics Orientation Holes



### Mounting Holes



MCP73 GPIO Config.

Contol Register	Primary Signal	Secondary Function	Tertiary Funtion	Default State
C1	GPIO_2	NMI	PS2_CLK0	GPIO Input
C2	GPIO_3	SMI#	PS2_DATA0	GPIO Input
C3	GPIO_4	SCI/INTR	PS2_CLK1	GPIO Input
C4	GPIO_5	INT#	PS2_DATA1	GPIO Input
C5	GPIO_6	FERR#/SYS_SERR#	IGPU_GPIO_6	GPIO Input
C6	GPIO_7	NFERR#/SYS_PERR#	IGPU_GPIO_7	GPIO Input
C7	GPIO_8		SPI_DI	Tertiary Function
C8	GPIO_9		SPI_DO	Tertiary Function
C9	GPIO_10		SPI_CS0	Tertiary Function
CA	GPIO_11		SPI_CLK	Tertiary Function
D2	LPC_DRQ1#	GPIO_19	FANRPM1	GPIO Input
D3	PROCHOT#	GPIO_20		Primary Function
D4	PE_WAKE#	GPIO_21		Primary Function
D5	HDA_SDATA_IN0	GPIO_22		Primary Function
D6	HDA_SDATA_IN1	GPIO_23	MGPIO_0	Primary Function
D7	HDA_SDATA_IN2	GPIO_24	MGPIO_2	Primary Function
D8	USB_OC0#	GPIO_25		Primary Function
D9	USB_OC1#	GPIO_26		Primary Function
DA	USB_OC2#	GPIO_27		Primary Function
DB	USB_OC3#	GPIO_28	MGPIO_1	Primary Function
DC	USB_OC4#	GPIO_29	MGPIO_3	Primary Function
DD	PCI_PME#	GPIO_30		Primary Function
DE	SIO_PME#	GPIO_31	SPI_CS2	Primary Function
DF	EXT_SMI#	GPIO_32		Primary Function
E1	SUS_CLK	GPIO_34		Primary Function
E2	MII0_INTR	GPIO_35	PWR_LED#	Primary Function
E3	MII0_RXER	GPIO_36		Primary Function
E4	MII0_PWRDWN	GPIO_37		Primary Function
E5	PCI_REQ3#	GPIO_38	RS232_CTS#	GPIO Input
E6	PCI_GNT3#	GPIO_39	RS232_RTS#	GPIO Output High
E7	PCI_REQ2#	GPIO_40	RS232_DSR#	GPIO Input
E8	PCI_GNT2#	GPIO_41	RS232_DTR#	GPIO Output High
E9	PCI_CLKRUN#	GPIO_42		Primary Function
EA	PCI_PERR#	GPIO_43	RS232_DCD#	GPIO Input
EB	HDA_SYNC	GPIO_44		Primary Function
EC	HDA_SDATA_OUT	GPIO_45		Primary Function
F1	LPC_DRQ0#	GPIO_50		Primary Function
F3	PCI_REQ4#	GPIO_52	RS232_SIN#	GPIO Input
F4	PCI_GNT4#	GPIO_53	RS232_SOUT#	GPIO Output High
F6	A20GATE	GPIO_55		Primary Function
F7	KBRDSTIN#	GPIO_56		Primary Function
F8	SATA_LED#	GPIO_57		Primary Function
F9	THERMTRIP	GPIO_58		Primary Function
FA	THERM#	GPIO_59		Primary Function
FB	FANRPM0	GPIO_60		Primary Function
FC	FANCTL0	GPIO_61		Primary Function
FD	FANCTL1	GPIO_62		Primary Function
FE	CABLE_DET_P	GPIO_63		Primary Function

PCI Config.

DEVICE	MCP1 INT Pin	REQ# /GNT#	IDSEL	CLOCK
PCI Slot 1	PCI_INTA* PCI_INTB* PCI_INTC* PCI_INTA*	PCI1REQ* PCI1GNT*	AD22	PCICLK_SLOT1
PCI Slot 2	PCI_INTB* PCI_INTC* PCI_INTD* PCI_INTA*	PCI2REQ* PCI2GNT*	AD23	PCICLK_SLOT2

DDRII DIMM Config.

DIMM1	DIMM2
A0 1010000B	A2 1010001B
0A	1A

SIO GPIO FUNCTION

NAME	Function Description
FANIN1	CPU-FAN
FAN_CTL1	CPU-FAN_CTL
FANIN2	SYS-FAN
FAN_CTL2	SYS-FAN_CTL
FANIN3	NB-FAN

MCP73 GPIO FUNCTION

NAME	Function Description
GPIO_2	DUAL_CTRL
GPIO_3	USB_MODE
GPIO_23	CPU_GTLREF1_SEL




INTEL 775		
0.8375V - 1.6000V Core	-	95A
1.2V FSB Vtt	-	5.3+0.8=6.1A

MCP73		
+1.3V REGULATOR	-	8.81 A
+1.3VDUAL REGULATOR	-	25 mA
+1.8V REGULATOR	-	2.4 A
+3.3V REGULATOR	-	621 mA
+3.3V DUAL	-	163mA
RTC (G3)	-	3 mA

Audio		
3.3V AUDIO	-	40mA
5V AUDIO	-	200mA

SPI		
+3.3V (S0,S1)	-	30mA



5VAudio		
+5VR	-	800mA

+12V		
ATX 2x2		

ATX POWER			
+12V	+5V	+3.3V	+5VSB

ISL6312		
VCCP VRM 11	-	
0.8375V-1.6000V	95A	
4-Phase Switch		

W83310DS		
VTT_DDR	-	
0.9V Linear	1.2A	

Regulator		
V_FSB_VTT	-	
5.3A+0.85A=	6.1A	
5VUSB_REAR/FRONT		
5V Linear	2A / 3A	
5VSB	400mA / 600mA	
5VDIMM		
5V	9.34A	
5VSB	225mA	

uP7706 Regulator		
3VDUAL	-	
3.3V	2.7A	

uP7707 Regulator		
1_3VDUAL	-	
1.35V	25mA	

uP6103 Regulator		
VCC_DDR	-	
1.8V Switch	7.7A	
(S3)		

uP6103 Regulator		
NB 1.35V	-	
1.35V Switch	14.91A	

DDR DIMM & TERMINATOR		
0.9V VTT_DDR	-	0.6A
1.8V VCC_DDR (S0,S1)	-	4.7A
1.8V VCC_DDR (S3)	-	200mA

PCI Express x16 slot (X1)		
+12V	-	5.5 A
+3.3Vaux (wake)	-	375mA
+3.3Vaux (no wake)	-	20mA
+3.3V	-	3.0A

PCI Express x1 slot (X1)		
+12V	-	0.5 A
+3.3Vaux (wake)	-	375mA
+3.3Vaux (no wake)	-	20mA
+3.3V	-	3.0A

PCI slot x2		
+3.3Vaux (wake)	-	750mA
+3.3Vaux (no wake)	-	40mA
+3.3V	-	15.2A
+5V	-	10A
+12V	-	1.0A


USB		
+5V (S0,S1)	-	5.0A
+5V (S3)	-	25mA

PS2		
+5V (S0,S1)	-	345mA
+5V (S3)	-	2.0mA

MICRO-STAR INT'L CO.,LTD			
MS-7393-1.1-080118K1			
Size Custom	Document Description	Power MAP	
Date: Friday, January 18, 2008	Sheet 32	of 34	Rev 0A



The diagram illustrates the connection for the PWROK signal on an INTEL P4 LGA775 motherboard. A blue line labeled **VTT\_PWG** originates from the left and terminates at a pin labeled **VTT\_PWRGD** on the motherboard. The motherboard is represented by a blue-outlined rectangle containing the text **INTEL P4 LGA775**. At the bottom of the motherboard, two status signals are indicated: **RESET#** in green text and **PWRGOOD** in black text.




**MICRO-STAR INT'L CO.,LTD**

MS-7393-1.1-080118K1

Size Custom	Document Description <b>Power OK &amp; Reset MAP</b>	Rev 0A
Date: Friday, January 18, 2008		Sheet 33 of 34

Ver.	Date	Change List	Page	Ver.	Date	Change List	Page	Ver.	Date	Change List	Page
0A	2007.0604	1.Add MCP73 strap option table in schematic 2.Add standby LED 3.Add GPIO table in schematic 4.Add FDD detect function on pin29 of FDD connector 5.Add SPDIF in/out 6.Critical de-caps should be X7R type 7.GTLREF1 value in schematic it has been changed. 8.LGE want to adopt 1W under in standby mode. 9.Need pull up resistor when not used. 10.TDI and TMS pull up to VCC,TRST pull down to GND 11.Add 22ohm resistor near PHY of MII_TXCLK, RXCLK 12.SMB_DATA0,1, CLOCK0,1 reserve 0 ohm resistor near MCP73 13.AZ_RST reserve 10pF cap for AZ_RST 14.VLP8_MEM_VDDP need 2 X 10uF (not 1uF) 15.PS_PWRGD (RSMRST#) pull down to GND 16.Connect PECI to Super I/O 17. it can be leakage path of VCC5_SB to VCC5. 18.Add ESD protection as MS-7372 19.LG want to unify reau audio color as MS-7372 and MS-7342 20.Add VSYNC, HSYNC signals need 3.3V to 5V buffer.	13 27 31 20 25  04 24 23 19 24 14 13 27 20 03 21 21 25 17	0B	2007.0801	18.Modify R404 from 22k to 10Kohm, Nvidia confirm 19.RGMII MAC interface Page.13 pin E19,G19,F19 to GND Page.24 Modify R293 from 22 to 0 ohm 20.Realtek Lan Current update Reserve R358,C203,C222,C216 Modify C183,C253 from 10 u to 22u Add R282,R283 21.Unload R936, R937, R938, R939 22.Unload R145,R158,R157 for Nvidia release VIL 23.Add 0 ohm(R280) within MCP73 24.Remove NB FAN 25.Unload R152 for Nvidia release 26.Add C379 27.For Power Consumption Co-lay design 3VDUAL and VCC3_SB_LAN 28.For Nvidia release for VGA solution C112,C111,C120 change from 22P to 5.6P C102,C104,C115 change from 10P to 5.6P L9,L10,L11 change from 68n to 100n C69,C70 from unload 47P to load 12P 29.Unload R292,R281 Load C214,C212,Y3	07 13,24  24  10 04 13 21 04 26 13,15,24 17  24  27  26 24  07  26 04  10,15,26,27	1.1	2007.1210	2. Nvidia release about Vccddr and Vttddr Add and load C373,C374,C375,C376,C377,C383,C384 C71,C365,C367,C369,C370,C371,C372 C385,C386,C388,C389,C392 3. Remove C551 For system fan OP control issue The C551 let the OP control noise on SMPS. System current on 12V rise up to 35A when system fan control runs, and system fan voltage varied 3 to 7V in idle status. 4. Load C358 4.7u For 5VSB rise current to 3.6A when G3 TO S5 The C358 can let the rise current under 2.7A, it can keep power supply pk current spec.	10   21   24
0B	2007.0801	1.VCC3_SB_LAN change to 3vdual (change to item 27) 2.Nvidia release R226,225,222,224 from 330hm to 0 Ohm ; R219,214,152,148,223,221 unload 3.Nvidia release Modify R209 from 62 Ohm to 200 Ohm  4.Some SMPS do not work when quick AC ON/OFF solution 5.The SIO pin LED_VCC can't work in S3 state, so we use the pin LED_VSB and PS_ON# to control the Power LED 6.Load R249 for linier FAN 7.Nvidia release JTAG_TCLK pull high to 3.3dual(R93) chip A02 cover it, so pull low(R297). 8.VRM Modify Changer33 => 1.05k,R40 => 649R,R38 => 20k, R16 => 100R,R6 、R66 、 R88 => 6.2K,C11 => 470pF, C19 => 1nF,C20 => 33pF Remove EC4 、 EC5 、 EC6 => N/C 9.For VTT_PWG rise time keep <150ns solution (DA-03414-001_v01.pdf) P4. VTT_PWBGOOD area P14. Vcore power-on sequence control circuit 10.Nvidia release(DA-02879-001_v02.pdf) CPU_GTLREF1 modify 11.R324 pull-high from 5VSB to 3VDUAL 12.C22 modify from 10u to EC67 100u; R30 from 0Ohm to 2000hm; Load D41,D2 13.Modify D16,D18 pull-high from 3VDUAL to VCC3 14.RGB solution load C112,C111,C120 22p 15.Unuse HDMI pull-high 10K(R390) to VCC3 16.Nvidia release IDE_COMP_3P3V add .1u(C190) to GND 17.Nvidia release MEM_0A_CKE0,MEM_0A_CKE1,MEM_0B_CKE0,MEM_0B_CKE1 pull 90.90hm to GND(R936,R937,R938,R939)	13 06  04  27 21 20 14  28  04.14 04 21 21 09 17 07 12 10	1.0	2007.0920	1.OVT# solution The OVT# from SIO to MCP73  2.power off-on issue solution update U908 BOM from F to HC; R92 from 4,7k to 0 ohm; R300,323,324 from 10k to 1k; ATX_PWR_OK change to ATX_PWR_OK_SV 3.Add EC70 for 5VDIMM drop when S0 to S3 solution 4.EMI Solution Remove CP10, load L8 Modify C228, C240, C237 from 10P to 22P Modify C184, C189, C193 ,C174 to 104P 5.Nvidia release DDC_DATA3 and DDC_CLK3 must pull-high 10K to VCC3 when unuse. 6. Load ECL for 5VSB shake when G3 to S5 7. Nvidia release Load R145 for H_FERR#	20,14  27  26 24  07  26 04  10,15,26,27	1.1	2007.1210	1. EMI Solution Add C380,C381,C382 from 1.3V to GND (Reduce 500MHz noise) Add 2 via (Reduce 800MHz-900MHz noise) Add C559,C560(103P) 5VDIMM to GND ; C65 modify to 103P (Reduce 833-900MHz noise ) Add C561,C562(103P) 5VDIMM_IN to GND ; C59 modify to 103P (Reduce 833-900MHz noise ) Add C565(103P) VCC_DDR to GND ; C76,C72 modify to 103P (Reduce 633MHz-666MHz noise) C172,C136,C159, C171 modify to 100PF C131, C150, C129, C156, C149, C 151 modify to 47PF (Reduce 830MHz-890MHz noise)	



MICRO-STAR INT'L CO.,LTD			
MS-7393-1.1-080118K1			
Size Custom	Document Description <a href="#">History</a>	Rev 0A	
Date: Friday, January 18, 2008		Sheet	34 of 34